

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

**Timing Synchronization Methods and Systems for
Transmit Parallel Interfaces**

Inventor(s):

Kun-Yung Ken Chang
Charles Huang

ATTORNEY'S DOCKET NO. RB1-038us

1 **TECHNICAL FIELD**

2 This invention relates to transmit parallel interfaces and, more particularly
3 to timing synchronization methods and systems for use in connection with
4 transmit parallel interfaces.

5 **BACKGROUND**

6 Transmitting certain types of data can involve transforming the data from a
7 parallel state into a serial state for transmission. Once the data is transmitted in its
8 serial state, it can be de-serialized into its former parallel state. For example,
9 assume that 10 bits (in a parallel state) at 200 MHz are desired to be transmitted
10 from a transmitter to a receiver. To effectuate transmission, the 10 bits can be
11 converted (i.e. serialized) to individual bits and transmitted at 2.5 Gbit/second. At
12 the receiving end, the transmitted bit stream can be converted back into its parallel
13 state by a de-serializer that provides the data as 10 bits at 200 MHz.

14 The process of serializing and de-serializing data necessarily brings into
15 play the clock domains associated with both the input data and the serializer/de-
16 serializer. Consider, for example, Fig. 1, which shows a typical transmit parallel
17 interface 100. On a so-called user side, parallel data 102 resides in an
18 environment associated with a first clock domain, say clock domain A. On the
19 serializer/de-serializer side, the data resides in an environment associated with a
20 second clock domain, say clock domain B. Since the clocks in the two domains
21 can be from different clock sources, the timing relationship of the two can be
22 arbitrary. Parallel data 102 is typically received by a circuit element, such as one
23 or more flip flops 104 that are clocked in domain B, and then provided to a
24 serializer 106 for serialization and then subsequent transmission.

1 An important problem associated with the transmit parallel interface 100
2 pertains to how to safely transmit the data from one clock domain to another clock
3 domain. Specifically, timing synchronization for the transmit parallel interface of
4 high speed I/O is needed to avoid any setup time or hold time violation for the
5 input data of the transmit parallel interface. One way of doing this is to ensure
6 that the setup and hold window for the data is sufficient. The setup and hold time
7 constraint requires data to be valid for certain amount of time relative to a time
8 reference. Otherwise, the data cannot be received correctly. The implementation
9 can affect system clocking complexity and data latency, as is known.

10 For example, in the past, attempts to align the clocks on both sides of the
11 interface have been made, but have been found to be inadequate. Specifically,
12 some implementations attempt to align the clocks on both sides of the interface by
13 using feedback circuitry such as phase-locked loops. This solution adds clocking
14 complexity that can be undesirable in many instances. Other implementations
15 have attempted to use FIFO or flip flop pairs. These implementations, however,
16 increase data latency as well as the design complexities in generating the pointer
17 select.

18 Accordingly, this invention arose out of concerns associated with providing
19 improved timing synchronization methods and systems for use with transmit
20 parallel interfaces, that reduce clocking complexities and mitigate data latency
21 concerns.

22

23 **BRIEF DESCRIPTION OF THE DRAWINGS**

24 Fig. 1 is a block diagram of an exemplary transmit parallel interface in
25 accordance with the prior art.

1 Fig. 2 is a timing diagram of the Fig. 1 transmit parallel interface.

2 Fig. 3 is a block diagram of an exemplary transmit parallel interface in
3 accordance with one embodiment.

4 Fig. 4 is a timing diagram of the Fig. 3 transmit parallel interface.

5 Fig. 5 is a flow diagram that describes steps in a method in accordance with
6 one embodiment.

7

8 **DETAILED DESCRIPTION**

9 **Overview**

10 In various embodiments described below, a transmit parallel interface is
11 provided in which the input data is first clocked by a system clock which is
12 provided by the user to acquire the data without timing errors and then an internal
13 clock signal is generated that maximizes the timing window to be used to receive
14 the reclocked data. In some embodiments, this is done by providing a clock signal
15 (designated as “TclkPar”) in one clock domain that has a rising edge located close
16 to the falling edge of a system clock in another clock domain. This helps to reduce
17 error from one clock domain to the other clock domain.

18

19 **Exemplary Embodiment**

20 Fig. 2 shows a timing diagram of a transmit parallel interface in which an
21 ideal TclkPar signal is generated. A system clock 200 designated as “SystemClk”
22 represents a clock used by the input data (i.e. parallel data) in the user’s clock
23 domain. A high speed clock 202, designated “Tclk,” is provided and is used to
24 clock a transmitter that transmits serialized data. Typically, Tclk is N times faster
25 than SystemClk. TclkPar 204 constitutes the divided clock of Tclk for the parallel

1 interface and has, in this example, the same frequency as the SystemClk. TclkPar
2 is the clock in a second clock.

3 In the embodiments described below, the system clock (SystemClk 200) is
4 at a dividable frequency of Tclk. More specifically, there should be no frequency
5 deviation between SystemClk and TclkPar. In addition, the divide ratio between
6 the clocks should be no less than four. However, the same idea can be applicable
7 to the case where the frequency of SystemClk is half, one quarter, or $(1/2^N)$ of the
8 frequency of TclkPar.

9 In Fig. 2, there are five Tclk rise edges within a SystemClk cycle. In this
10 example, the clock-divide-ratio is five between Tclk and SystemClk. TclkPar,
11 which rises after a clock-to-q delay from one of the five Tclk rise edges, is chosen
12 from the Tclk edge that is closest to the falling edge of SystemClk. Assuming the
13 clock-to-q delay is zero in all the flip-flops involved, this clock placement of
14 TclkPar can tolerate most timing variations due to clock path mismatches and
15 clock jitter. In reality, where the clock-to-q delay is nonzero, one can add the same
16 delay in some of the paths to cancel its effect.

17 18 Exemplary Circuit Implementation

19 Fig. 3 shows an exemplary transmit parallel interface circuit
20 implementation 300 that generates a desirable TclkPar signal that can ensure that
21 the setup and hold window of the input data is maximized.

22 In the described embodiment, circuit 300 is desirably fabricated on a single
23 chip, although such need not be the case. In the illustrated example, TclkPar is
24 generated by a clock divider (1/N) using Tclk. Since TclkPar is generated by a

1 clock divider using Tclk, one can select one of $N \geq 4$ Tclk to place TclkPar
2 around the falling edge of the SystemClk.

3 In the illustrated example, circuit 300 includes flip flop assemblies 302,
4 304, 306 and 308. The flip flop assemblies can include one or more flip flops. A
5 clock divider circuit 310 is provided, as is a serializer circuit 312. Standard clock
6 divider and serializer circuits can be used as will be appreciated by those of skill in
7 the art.

8 One goal of the circuit about to be described is to generate a clock signal (in
9 this case TclkPar) having a rising edge that is placed in a desirable location so that
10 data can be safely sent from one clock domain to another. Recall that the input
11 data has some particular relationship to the system clock in the first domain. In
12 our example, the clock in the first domain is the SystemClk. Circuit 300 then
13 places the second domain clock (i.e. TclkPar) at the right place so that the input
14 data can be sent safely from one domain to another.

15 Specifically, we know, in this example, that within one SystemClk cycle,
16 the best place to place the second domain clock (TclkPar) is on or around the
17 falling edge of the SystemClk. This helps to ensure that the reclocked input data
18 can be clocked by TclkPar with maximum tolerance on clock uncertainty. It is to
19 be appreciated that this specific clock placement constitutes but one example of
20 where the second domain clock can be placed. Accordingly, it is possible to use
21 the principles described in this document to place the second domain clock in a
22 position other than the falling edge of the SystemClk without departing from the
23 spirit and scope of the claimed subject matter.

24 Referring still to Fig. 3, input data in a parallel state is received by flip flop
25 assembly 302 and clocked by SystemClk to produce clocked input data signal

1 Din_sclk. A reset signal is received by flip flop assembly 304 and is clocked by
2 SystemClk to produce a clocked reset signal Reset_sclk. The clocked reset signal
3 Reset_sclk carries information pertaining to the system clock SystemClk. The
4 clocked input data signal Din_sclk is provided to flip flop assembly 306 where it is
5 clocked by the second clock domain signal TclkPar.

6 The way that TclkPar is produced, in this example, is as follows. Recall
7 that it is highly desirable, in this specific instance, to place TclkPar right on or
8 very close to the falling edge of the system clock (SystemClk). Since there are
9 five clock edges of Tclk within one clock cycle of the system clock SystemClk
10 (see Fig. 2 where the five clock edges are encircled), there are conceivably five
11 locations to choose from to align TclkPar. Accordingly, generating TclkPar just
12 depends on how counter clock divider circuit 310 is reset. In this example, the
13 clocked reset signal Reset_sclk is provided to flip flop assembly 308 and clocked
14 by Tclk to produce a reset_q signal that is in the Tclk domain. The reset_q signal
15 provides information about where the rising edge of SystemClk is located.

16 Clock divider circuit 310 receives the reset_q signal at a reset input
17 (designated “reset”) and is clocked by Tclk to generate and place TclkPar based on
18 the reset_q signal. The clocked input data signal Din_sclk is thus reclocked by
19 TclkPar and serialized by serializer 312 for transmission as serial data.

20 To reduce the possibility of metastability, flip flop assembly 308 should be
21 provided as a series of flip flops. Additionally, to further maximize the setup and
22 hold window, the Reset_sclk and Din_sclk signals should be matched. This can
23 cancel the clock-to-q delay of flip flop assemblies 302 and 304, associated wire
24 delay and any added circuitry between flip flop assemblies 302 and 306.

1 Fig. 4 shows the timing diagram of circuit 300. Note that Reset_sclk and
2 Din_sclk have the same timing as indicated at 400. In the described embodiment,
3 only one constraint is imposed on SystemClk: it needs to be of a dividable
4 frequency of Tclk. There is no constraint on its phase. In other words, one does
5 not need to align SystemClk to any other reference clock. In addition, since no
6 FIFO is needed, the latency is not compromised. Based on Reset_sclk, the 1/N
7 circuit 310 in Fig. 3 places TclkPar from the Tclk edge which is closest to the
8 falling edge of SystemClk. As a result, there is plenty of timing between the
9 Din_sclk transition edges and TclkPar rising edge. Hence, Din_sclk can be safely
10 clocked by TclkPar and sent to Serializer 312 in Fig 3.

11

12 Exemplary Methods

13 Fig. 5 shows a flow diagram that describes steps in a method in accordance
14 with one embodiment. In the illustrated and described embodiment, the steps are
15 implemented in digital circuitry. One specific example of digital circuitry is given
16 above in Fig. 3.

17 Fig. 5 is a flow diagram that describes steps in a method in accordance with
18 one embodiment. In the illustrated and described embodiment, the steps are
19 implemented in digital circuitry.

20 Step 500 provides a system clock in a first clock domain and clocks input
21 data using the system clock. The system clock frequency is usually set by the user
22 and should be about the same frequency as used by user's core logic. In the Fig. 3
23 example, the system clock is referred to as SystemClk. In the Fig. 3 example, the
24 reclocked input data is provided as Din_sclk. Step 502 provides a high speed
25 clock that is N times faster than the system clock. In the Fig. 3 example, the high

1 speed clock is referred to as Tclk. Step 504 provides a reset signal and step 506
2 clocks the reset signal with the system clock to provide a clocked reset signal. In
3 the Fig. 3 example, this step is implemented by flip flop assembly 304 which
4 receives the reset signal and is clocked by the system clock to produce the
5 Reset_sclk signal. Step 508 clocks the clocked reset signal (Reset_sclk) with the
6 high speed clock (Tclk) to produce an output signal. This step is implemented, in
7 the Fig. 3 example, by flip flop assembly 308 which receives the Reset_sclk signal
8 and clocks it to produce an output signal referred to as the reset_q signal.

9 Step 510 uses the output signal (reset_q) and the high speed system clock to
10 generate a clock signal in a second clock domain. In the Fig. 3 example, the
11 generated clock signal is referred to as “TclkPar”. This step is implemented in the
12 Fig. 3 example through the use of a clock divider circuit or counter 310 that is
13 reset using the output signal reset_q so that it selects an appropriate edge of the
14 high speed clock relative to which to generate the second clock domain signal
15 (TclkPar). Step 512 then clocks the input data using the second clock domain
16 signal and step 514 serializes the clocked data for transmission.

17

18 Conclusion

19 The embodiments described above can provide improved timing
20 synchronization methods and systems for use with transmit parallel interfaces that
21 reduce clocking complexities and mitigate data latency concerns.

22 Although the invention has been described in language specific to structural
23 features and/or methodological steps, it is to be understood that the invention
24 defined in the appended claims is not necessarily limited to the specific features or
25

1 steps described. Rather, the specific features and steps are disclosed as preferred
2 forms of implementing the claimed invention.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25